Abstract: An integral plus resonant sliding mode direct power control (IRSMC DPC) strategy for voltage source converter high voltage direct current (VSC-HVDC) systems under unbalanced grid voltage conditions is proposed in this paper. Through detailed instantaneous power flow analysis, a generalized power compensation method, by which the ratio between the amplitude of active and reactive power ripples can be controlled continuously, is obtained. This enables the system to provide flexible power control, so that the desired performance of the system on both the ac and dc sides can be attained under different operating conditions. When the grid voltage is unbalanced, one or both of the active and reactive power terms contain ripples, oscillating at twice the grid frequency, to obtain non-distorted ac current. A power controller consisting of the proportional, integral and resonant control laws is designed using the sliding mode control approach, to achieve accurate power control objective. Simulation studies on a two-terminal VSC-HVDC system using MATLAB/SIMULINK (R2013b, Mathworks, Natick, MA, USA) are conducted to verify the effectiveness of the IRSMC DPC strategy. The results show that this strategy ensures satisfactory performance of the system over a wide range of operating conditions.
Introduction
Voltage source converter high voltage direct current (VSC-HVDC) technology is playing an ever-increasing role in power transmission systems all over the world [1] [2] [3] . The VSC-HVDC system can provide flexible power control, and facilitate power grid interconnection and the integration of distributed generations. Owing to these features, VSC-HVDC system-based flexible dc distribution networks have been attracting more and more interest in recent years [4] [5] [6] . The VSC-HVDC system shows great potential for wide-scale application in future power transmission system and power distribution network. However, the operating conditions of the grid often change drastically. The connection of renewable energy generation systems will further increase the degree of disturbance, due to their intermittent nature [7, 8] . These pose potential threats to the performance and stability of the VSC-HVDC system, therefore, a control scheme that guarantees both high performance and strong robustness of the system is of crucial importance.
The most widely adopted control strategies for VSC-based systems can be classified into vector control (VC) and direct power control (DPC) [9, 10] ones. The VC strategy can behave on a two-terminal VSC-HVDC system using MATLAB/SIMULINK (R2013b, Mathworks, Natick, MA, USA) are conducted to verify the effectiveness of the IRSMC DPC strategy.
The paper is organized as follows: in Section 2, detailed instantaneous power flow analysis is conducted and different control objectives are derived for VSC-HVDC system, under unbalanced grid voltage conditions. In Section 3, the proposed IRSMC DPC strategy is designed, stability and robustness of the system in the Lyapunov sense is proved. In Section 4, the effectiveness of the IRSMC DPC strategy is verified through a simulation study on a two-terminal VSC-HVDC system, and Section 5 concludes the paper.
VSC-HVDC System Model

Schematic of the Studied VSC-HVDC System
Single-line diagram of the two-terminal VSC-HVDC system studied is shown in Figure 1 . In the figure, the main technical parameters are also listed, and parameters with a unit provided represent actual physical quantities and parameters without units represent the per-unit values. The system mainly consists of two converter stations (CS), namely CS1 and CS2, ac line inductor and dc bus capacitor for each CS, and dc transmission lines. In this paper, it's assumed that CS1 operates as a rectifier and functions to control the dc bus voltage at the specified value, and that CS2 operates as an inverter and is scheduled to transmit active power to ac system 2. Both CS1 and CS2 can output reactive power as instructed to the respective ac system to which they are connected.
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Single-line diagram of the two-terminal VSC-HVDC system studied is shown in Figure 1 . In the figure, the main technical parameters are also listed, and parameters with a unit provided represent actual physical quantities and parameters without units represent the per-unit values. The system mainly consists of two converter stations (CS), namely CS1 and CS2, ac line inductor and dc bus capacitor for each CS, and dc transmission lines. In this paper, it's assumed that CS1 operates as a rectifier and functions to control the dc bus voltage at the specified value, and that CS2 operates as an inverter and is scheduled to transmit active power to ac system 2. Both CS1 and CS2 can output reactive power as instructed to the respective ac system to which they are connected. The schematic of three-phase VSC for each CS is as shown in Figure 2 . In the figure, each switching device symbol represents a series connection of insulated-gate bipolar transistor (IGBT) devices, which is a key technology for high voltage, high power VSC based applications. Up to now, most of the VSC-HVDC transmission projects in the world, ranging from several MW to several hundred MW, have adopted this technology. In Figure 2 , ea, eb, ec, and ia, ib, ic represent the grid voltage and ac current, respectively; va, vb, vc represent the converter pole voltage, R and L represent the ac line resistance and inductance, and Vdc The schematic of three-phase VSC for each CS is as shown in Figure 2 . In the figure, each switching device symbol represents a series connection of insulated-gate bipolar transistor (IGBT) devices, which is a key technology for high voltage, high power VSC based applications. Up to now, most of the VSC-HVDC transmission projects in the world, ranging from several MW to several hundred MW, have adopted this technology.
VSC-HVDC System Model
Schematic of the Studied VSC-HVDC System
Single-line diagram of the two-terminal VSC-HVDC system studied is shown in Figure 1 . In the figure, the main technical parameters are also listed, and parameters with a unit provided represent actual physical quantities and parameters without units represent the per-unit values. The system mainly consists of two converter stations (CS), namely CS1 and CS2, ac line inductor and dc bus capacitor for each CS, and dc transmission lines. In this paper, it's assumed that CS1 operates as a rectifier and functions to control the dc bus voltage at the specified value, and that CS2 operates as an inverter and is scheduled to transmit active power to ac system 2. Both CS1 and CS2 can output reactive power as instructed to the respective ac system to which they are connected. The schematic of three-phase VSC for each CS is as shown in Figure 2 . In the figure, each switching device symbol represents a series connection of insulated-gate bipolar transistor (IGBT) devices, which is a key technology for high voltage, high power VSC based applications. Up to now, most of the VSC-HVDC transmission projects in the world, ranging from several MW to several hundred MW, have adopted this technology. In Figure 2 , ea, eb, ec, and ia, ib, ic represent the grid voltage and ac current, respectively; va, vb, vc represent the converter pole voltage, R and L represent the ac line resistance and inductance, and Vdc In Figure 2 , e a , e b , e c , and i a , i b , i c represent the grid voltage and ac current, respectively; v a , v b , v c represent the converter pole voltage, R and L represent the ac line resistance and inductance, and V dc and R L represent the dc bus voltage and dc load, respectively. The structures of the power control loop for each CS, irrespective of the operation mode, are identical; they are designed under a unified framework. Besides, it's assumed that the grid voltage on each side contains only the fundamental components and the grid frequency is 50 Hz if not otherwise specified.
Mathematical Model of the Converter Station
The mathematical model of VSC in the α-β reference frame is:
where e α , e β , i α , and i β are the respective α-and β-axis grid voltage and current components, and v α and v β are the respective converter pole voltage components.
According to instantaneous power theory, instantaneous active power (P) and reactive power (Q) at the point of common coupling (PCC) are:
e α e β e β −e α
Then, variations of the instantaneous active and reactive power are:
When the grid voltage is unbalanced, any space vector can be expressed as the sum of its PS and NS components, for the VSC based system as shown in Figure 2 . In the α-β reference frame, the complex vectors of grid voltage and current can be expressed as:
where the subscripts + and − represent the PS and NS components of the respective space vector, and:
In Equation (5), E m+ , E m− , I m+ , and I m− are the amplitude and θ e+ , θ e− , θ i+ , θ i− the initial phase angle of the PS and NS components of grid voltage and current, respectively.
According to Equation (5), instantaneous variations of the PS and NS components of the grid voltage are:
Instantaneous variations of grid current can be obtained from Equation (1) as:
Energies 2017, 10, 1528 5 of 17 Substituting Equations (6) and (7) into Equation (3), and through some mathematical manipulations, we have:
where: 
Equation (9) can be expressed as:
or:
Equation (10) can be expressed as:
In this paper, Equations (12) and (14) are used, as the P and Q terms can be calculated without the NS grid voltage component.
When the grid voltage is three-phase balanced, we have:
Comparing Equation (15) with Equation (8), we can find the dynamic model under balanced grid voltage condition is a special case of the one when the grid voltage is unbalanced.
Instantaneous Power Flow Analysis
Substituting Equation (4) into Equation (2), the expressions of instantaneous active and reactive power under grid voltage unbalance can be obtained as:
where P 0 and Q 0 are the average terms of the instantaneous active and reactive power, P s1 , P s2 , Q s1 and Q s2 are the power ripples oscillating at twice the grid frequency, and:
e α+ e β+ e α− e β− 0 0 e α+ e β+ e α− e β− 0 0 e β+ −e α+ e β− −e α− 0 0 e β+ −e α+ e β− −e α− 0 0
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Substituting Equation (5) into Equation (17), yields:
From Equation (18), we can find that it's the interaction between the PS (NS) voltage and the NS (PS) current that produces the active and reactive power ripples.
Instantaneous active and reactive power consumed in the inductor is:
Expressing the grid current in terms of the PS and NS components, and expanding the above power terms, instantaneous power consumption in the inductor can be obtained as:
Using Equation (5) and through some mathematical manipulations, we have:
which means that instantaneous active power consumption in the inductor is not zero if the ac current is not balanced. When the grid voltage is balanced, so is the ac current. Thus, instantaneous active power consumption in the inductor is zero under balanced voltage condition.
Power Reference Derivation
The power reference used depends on specific control objectives. When grid voltage unbalance happens, the references for active and reactive power should be set according to the actual operating conditions, so that they can provide the desired performance for the system on both the ac and dc sides. Generally, non-distorted ac current is desired. Therefore, a generalized power compensation method that makes Equation (18) always hold is required. To this purpose, the active and reactive power references are designed as:
Energies 2017, 10, 1528 7 of 17 with: (25) where m and n represent the oscillating amplitude coefficient (OAC) of active and reactive power ripples. The advantage of this power compensation method is that the use of NS current components is not required as they are often very small and large errors may be produced, when compared with using of the PS current components. Active and reactive power should be controlled to track their respective references, i.e.:
As a consequence, the following equations can be obtained:
Combining Equations (18) and (27), we have:
Equation (28) consists of two nonlinear equations, and clearly finding the relationship between each constituting term and the power compensations is difficult. However, if we set:
that is, controlling θ i+ and θ i− to satisfy:
we then get the relationship between m and n:
The relationship determined by Equation (32) provides an effective means to continuously control the active and reactive power ripples with no current distortion. According to the above analysis, we can obtain the following four power control objectives for both CS, under unbalanced grid voltage conditions.
Obtaining Three-Phase Balanced Ac Current
This objective corresponds to the case where m = 1 and n = 1. The compensations for active and reactive power references are:
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which indicates that the NS current component is zero, i.e., the ac current is three-phase balanced.
Removing Reactive Power Ripples at the PCC
For this objective, m = 2 and n = 0. The power compensations are:
This indicates that reactive power ripples are eliminated, i.e., Q s1 + Q s2 = 0 is satisfied. We can find from Equation (18) that P s1 = P s2 . Replacing P s1 with P s2 , then Equation (34) can be obtained.
Removing Active Power Ripples at the PCC
For this objective, m = 0 and n = 2. The power compensations are:
This indicates that active power ripples are eliminated, i.e., P s1 + P s2 = 0 is satisfied. We can find from Equation (18) that Q s1 = Q s2 . Replacing Q s1 with Q s2 , then Equation (35) can be obtained.
Obtaining Continuously Controllable Active and Reactive Power Ripples at the PCC
In addition to the above three special cases, a more generalized power control objective is to obtain continuously controllable active and reactive power ripples. For this purpose, the respective power compensations are:
where (m, n) / ∈ {(1, 1), (2, 0), (0, 2)} but satisfies Equation (32). It should be noted that the OAC of active and reactive power ripples are governed by Equation (32) in order to obtain non-distorted ac current. This means if the OAC of active power ripple is increased (decreased), the OAC of reactive power ripple should be decreased (increased) accordingly to ensure Equation (32) holds.
IRSMC DPC Controller Design
IRSMC Control Law
Define P e = P − P r and Q e = Q − Q r as the instantaneous active and reactive power errors, where P r and Q r are references for the respective power terms. Taking power errors as the new state variables, Equation (8) can be expressed as:
where x = [P e Q e ] T is the state vector, u = [v α v β ] T is the control input vector, G(x) is the control gain matrix, and
T is the vector of the nonlinear functions in the dynamic equation, and:
where L, R, and ω are nominal values, and from Equations (18) and (24) it can be obtained that:
Assume the actual values of ac line inductance, resistance, and angular frequency of the grid are L + ∆L, R + ∆R, and ω + ∆ω, respectively. Then, the system dynamic model can be rewritten as:
where
] T , and:
and
Then, Equation (41) can be expressed as:
where δ(x,u) = [δ P (x,u) δ Q (x,u)] T denotes the lumped uncertainty introduced by parameter inaccuracy and disturbances, with:
and:
Assume that δ(x,u) satisfies:
for some positive real numbers ρ P and ρ Q .
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In the following, arguments of various functions will not be written for the sake of convenience. The sliding manifold for active and reactive power control sub-systems are designed as:
where:
In Equation (48), ω c is the bandwidth parameter of the generalized ac integrator (GI). It determines the effective bandwidth of the GI. Generally, ω c is in the range of 5-15 rad/s. Here, we use the non-ideal GI instead of the ideal one because it adapts to frequency variations, and the stability problem associated with the infinite gain of the ideal GI can be avoided.
Then, the derivative of S is:
with:
Using U 1 = 0.5S T S as the Lyapunov function candidate, the derivative of U 1 along the system state trajectory is:
If the control law is designed as:
where v is:
Substituting the signum function in Equation (52) by the high slope saturation function:
where j = P, Q and ε j > 0 denotes the width of the boundary layer. Then, the control law u can be obtained as:
Structure of the IRSMC DPC Strategy
The control structure of the proposed IRSMC DPC strategy is shown in Figure 3 . It mainly consists of three parts: the instantaneous power calculation, the instantaneous power compensation, and the generation of the IRSMC DPC control law.
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Considering the signals of interest have narrow frequency bands, a transfer function, based on cascaded low pass filters as in Equation (56), is used to obtain the T/4 delayed signals. This cascade achieves 90-degree phase lag with negligible amplitude attenuation for the frequency of interest. In addition, this low pass filter can be easily decomposed into two cascaded first-order low pass filters, which is easy to implement in digital signal processors. From Figure 3 , we can see that the control structure of the IRSMC DPC strategy is simple, and thus it's easy to implement. To obtain the instantaneous power outputs and compensations, the PS and NS components of system voltage and current are required. The equations used for sequence component extraction are [24, 25] :
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Considering the signals of interest have narrow frequency bands, a transfer function, based on cascaded low pass filters as in Equation (56), is used to obtain the T/4 delayed signals. This cascade achieves 90-degree phase lag with negligible amplitude attenuation for the frequency of interest. In addition, this low pass filter can be easily decomposed into two cascaded first-order low pass filters, which is easy to implement in digital signal processors. The block diagram of PS and NS component extraction in static two-phase reference is shown in Figure 4 . If the actual frequency deviates from ω 0 , a set of filters can be used to make the control system adapt to large frequency variations.
The block diagram of PS and NS component extraction in static two-phase reference is shown in Figure 4 . If the actual frequency deviates from ω0, a set of filters can be used to make the control system adapt to large frequency variations. 
Simulation Study
General Configuration
The schematic of the VSC-HVDC system and its main parameters are as shown in Figure 1 . The simulation studies are performed using a discrete model with a time step of 1 μs. Both the sampling and control periods are 100 μs. As time delays exist in practice, a 100 μs delay is inserted between the modulation reference output and the space vector pulse width modulation (SVPWM) generator. The forward voltage drop for IGBT and the anti-parallel diode are 50 V and 60 V, respectively. The switching frequency is 2 kHz, and the turn-on and turn-off time for each device are both 3 μs. A dead time of 2 μs is also set for the turn-on signals of each switching device. The main parameters of the designed IRSMC DPC controller are listed in Table 1 . For the purpose of simplicity, the per-unit values are used in the simulation results. The voltage bases are 40 kV for ac system and 100 kV for dc system, and the power base is 80 MVA. To maintain the voltage along the transmission line in a certain range, the dc bus voltage of CS1 is controlled at 1.025 p.u. The symbols used in the simulation results and their meanings are listed in Table 2 . Grid voltage on CS1 and CS2 side I1abc, I2abc
Ac current on CS1 and CS2 side P1, Q1, P2, Q2
Active and reactive power at PCC of CS1 and CS2 P1ref, Q1ref, P2ref, Q2ref Active and reactive power references to respective power control loop for CS1 and CS2 
Simulation Results
Simulation Study
General Configuration
The schematic of the VSC-HVDC system and its main parameters are as shown in Figure 1 . The simulation studies are performed using a discrete model with a time step of 1 µs. Both the sampling and control periods are 100 µs. As time delays exist in practice, a 100 µs delay is inserted between the modulation reference output and the space vector pulse width modulation (SVPWM) generator. The forward voltage drop for IGBT and the anti-parallel diode are 50 V and 60 V, respectively. The switching frequency is 2 kHz, and the turn-on and turn-off time for each device are both 3 µs. A dead time of 2 µs is also set for the turn-on signals of each switching device. The main parameters of the designed IRSMC DPC controller are listed in Table 1 . Table 1 . Main Parameters of the IRSMC DPC Controller.
Parameter
Value Parameter Value
For the purpose of simplicity, the per-unit values are used in the simulation results. The voltage bases are 40 kV for ac system and 100 kV for dc system, and the power base is 80 MVA. To maintain the voltage along the transmission line in a certain range, the dc bus voltage of CS1 is controlled at 1.025 p.u. The symbols used in the simulation results and their meanings are listed in Table 2 . Table 2 . Symbols used in the simulation results and their meanings.
Symbol Meaning
Vdc1, Vdc2 Dc bus voltage on CS1 and CS2 side E1abc, E2abc
Grid voltage on CS1 and CS2 side I1abc, I2abc
Active and reactive power at PCC of CS1 and CS2 P1ref, Q1ref, P2ref, Q2ref
Active and reactive power references to respective power control loop for CS1 and CS2 Figure 5 shows the responses of CS1 and CS2 to sudden grid voltage unbalance disturbances. The control objectives for CS1 and CS2 are to obtain constant active and reactive power, respectively. Initially, the grid voltage is balanced. At 0.05 s, voltage unbalance occurs and this lasts for 0.1 s. Figure 5e ,f shows responses of CS1 to the disturbance with only the proportional and resonant actions (namely RSMC DPC controller). For this RSMC DPC controller, the integral gain K PI and K QI are zero, the sliding mode gain K PS , K QS and the resonant gain K PR , K QR are the same as those listed in Table 1 .
Simulation Results
Energies 2017, 10, 1528 13 of 17 PCC of CS1 and CS2 are shown in Figure 5b ,d, and the degree of the NS voltage unbalance are about 5% and 6.5%, respectively. For comparison, Figure 5e ,f shows responses of CS1 to the disturbance with only the proportional and resonant actions (namely RSMC DPC controller). For this RSMC DPC controller, the integral gain KPI and KQI are zero, the sliding mode gain KPS, KQS and the resonant gain KPR, KQR are the same as those listed in Table 1 . From Figure 5 , we can see that the control objectives for both CS1 and CS2 are achieved with the proposed IRSMC DPC strategy. The active power ripples at the PCC of CS1 and the reactive power ripples at the PCC of CS2 are eliminated, and the other power terms accurately track their respective references. From Figure 5a , we can observe that there're obvious dc voltage ripples, although active power ripples at the PCC of CS1 are removed. This is because the NS current is indispensible for this objective. The existence of the NS current makes the instantaneous active power consumption in the ac line inductor non-zero, but sinusoidal components oscillating at twice the grid frequency, as has been analyzed in section two.
From Figure 5e ,f, we can see that accurate power control objectives cannot be achieved by the RSMC DPC controller. In Figure 5e , P1vref denotes the expected active power output from the PCC of CS1. Here, the active power output tracks P1vref, because this term is indirectly governed by the dc voltage (PI) control loop. We can also find from the figures that the power ripple tracking can be realized for both active and reactive power, and as a result, ac currents are sinusoidal waveforms. From Figure 5 , we can see that the control objectives for both CS1 and CS2 are achieved with the proposed IRSMC DPC strategy. The active power ripples at the PCC of CS1 and the reactive power ripples at the PCC of CS2 are eliminated, and the other power terms accurately track their respective references. From Figure 5a , we can observe that there're obvious dc voltage ripples, although active power ripples at the PCC of CS1 are removed. This is because the NS current is indispensible for this objective. The existence of the NS current makes the instantaneous active power consumption in the ac line inductor non-zero, but sinusoidal components oscillating at twice the grid frequency, as has been analyzed in section two.
From Figure 5e ,f, we can see that accurate power control objectives cannot be achieved by the RSMC DPC controller. In Figure 5e , P1vref denotes the expected active power output from the PCC of CS1. Here, the active power output tracks P1vref, because this term is indirectly governed by the dc voltage (PI) control loop. We can also find from the figures that the power ripple tracking can be realized for both active and reactive power, and as a result, ac currents are sinusoidal waveforms. However, obvious (average) power regulation errors are produced for both of the power control sub-systems due to lack of the integral actions.
In Figure 6 , responses of CS1 and CS2 to active power step changes, initiated by CS2 side under grid voltage unbalance, are illustrated. For this study, the grid voltage conditions are the same as the unbalanced disturbances used in Figure 5 , and CS1 and CS2 are controlled to obtain balanced ac current and to remove active power ripples, respectively. For comparison, Figure 6e ,f shows the response of CS2 to the active power step changes with only the proportional and integral actions (namely ISMC DPC controller). For this ISMC DPC controller, the resonant gain K PR and K QR are zero, the integral gain K PI , K QI and the sliding mode gain K PS , K QS are the same as listed in Table 1 . However, obvious (average) power regulation errors are produced for both of the power control sub-systems due to lack of the integral actions.
In Figure 6 , responses of CS1 and CS2 to active power step changes, initiated by CS2 side under grid voltage unbalance, are illustrated. For this study, the grid voltage conditions are the same as the unbalanced disturbances used in Figure 5 , and CS1 and CS2 are controlled to obtain balanced ac current and to remove active power ripples, respectively. For comparison, Figure 6e ,f show the response of CS2 to the active power step changes with only the proportional and integral actions (namely ISMC DPC controller). For this ISMC DPC controller, the resonant gain KPR and KQR are zero, the integral gain KPI, KQI and the sliding mode gain KPS, KQS are the same as listed in Table 1 . We can observe from Figure 6 that the power control objectives for both CS are achieved with the IRSMC DPC strategy. The ac current on CS1 side is three-phase balanced and sinusoidal, active power ripples at the PCC of CS2 are removed, all the power outputs track their respective references accurately. Both the active and reactive power outputs cannot track their respective references by the ISMC DPC controller, though accurate (average) power regulation objectives can be attained (see Figure 6e) . As a consequence, ac current distortion occurs because the actual output of power ripples We can observe from Figure 6 that the power control objectives for both CS are achieved with the IRSMC DPC strategy. The ac current on CS1 side is three-phase balanced and sinusoidal, active power ripples at the PCC of CS2 are removed, all the power outputs track their respective references accurately. Both the active and reactive power outputs cannot track their respective references by the ISMC DPC controller, though accurate (average) power regulation objectives can be attained (see Figure 6e) . As a consequence, ac current distortion occurs because the actual output of power ripples don't make Equation (32) hold.
In Figure 7 , the responses of CS1 and CS2 to sudden grid voltage unbalance disturbance, in the presence of parameter inaccuracy are shown. In this study, the grid voltage conditions for both CS are the same as those used for Figure 5 , but (m, n) for CS1 and CS2 are set to (0.5, 1.5) and (1.2, 0.8), respectively. To investigate the robustness of the IRSMC DPC strategy, ac line inductance of CS1 and CS2 are set 20% smaller than the designed values. This poses more severe threats to system stability than when the inductance is larger than the designed value. In addition, we set the grid frequency for CS1 and CS2 to 49.5 Hz and 50.5 Hz, respectively. In Figure 7 , the responses of CS1 and CS2 to sudden grid voltage unbalance disturbance, in the presence of parameter inaccuracy are shown. In this study, the grid voltage conditions for both CS are the same as those used for Figure 5 , but (m, n) for CS1 and CS2 are set to (0.5, 1.5) and (1.2, 0.8), respectively. To investigate the robustness of the IRSMC DPC strategy, ac line inductance of CS1 and CS2 are set 20% smaller than the designed values. This poses more severe threats to system stability than when the inductance is larger than the designed value. In addition, we set the grid frequency for CS1 and CS2 to 49.5 Hz and 50.5 Hz, respectively. We can observe from Figure 7 that the expected power control objectives are achieved with the IRSMC DPC strategy, in the presence of parameter inaccuracy and frequency deviation. Both power outputs track their references accurately, and the OAC of active and reactive power ripples can be controlled continuously. This enables the VSC-HVDC system to provide flexible power control functions according to actual operating conditions, which is a potential benefit for the performance of the system on both the ac and dc sides.
Conclusions
This paper proposes an integral plus resonant sliding mode direct power control (IRSMC DPC) strategy for VSC-HVDC systems, under unbalanced grid voltage conditions. The generalized power compensation method presented enables the VSC-HVDC system to provide flexible power control functions, so that the desired system performance on both the ac and dc sides can be obtained under different operating conditions. The adoption of sliding mode control ensures system robustness to parameter uncertainty and disturbance, within certain bounds. By designing a SMC-based power controller consisting of the proportional, integral and resonant control laws, accurate power control objectives for VSC-HVDC system under grid voltage unbalance can be achieved. Simulation results show that the proposed IRSMC DPC strategy can provide satisfactory performance of the system We can observe from Figure 7 that the expected power control objectives are achieved with the IRSMC DPC strategy, in the presence of parameter inaccuracy and frequency deviation. Both power outputs track their references accurately, and the OAC of active and reactive power ripples can be controlled continuously. This enables the VSC-HVDC system to provide flexible power control functions according to actual operating conditions, which is a potential benefit for the performance of the system on both the ac and dc sides.
This paper proposes an integral plus resonant sliding mode direct power control (IRSMC DPC) strategy for VSC-HVDC systems, under unbalanced grid voltage conditions. The generalized power compensation method presented enables the VSC-HVDC system to provide flexible power control functions, so that the desired system performance on both the ac and dc sides can be obtained under different operating conditions. The adoption of sliding mode control ensures system robustness to parameter uncertainty and disturbance, within certain bounds. By designing a SMC-based power controller consisting of the proportional, integral and resonant control laws, accurate power control objectives for VSC-HVDC system under grid voltage unbalance can be achieved. Simulation results show that the proposed IRSMC DPC strategy can provide satisfactory performance of the system over a large range of operating conditions. In building the model and designing the control law, some practical factors such as imperfection of switching devices and time delays etc., that may affect significantly system performance have been considered. Nevertheless, in order to verify the effectiveness of the strategy in real-world systems, and put it into application, experiments are necessary, which will be studied in future works.
